# UNISONIC TECHNOLOGIES CO., LTD


# **UCS1702S**

# LINEAR INTEGRATED CIRCUIT

# **HIGH PERFORMANCE CURRENT MODE POWER SWITCH**

#### **DESCRIPTION**

The UTC UCS1702S is an integrated PWM controller and Power MOSFET specifically designed for switching operation with minimal external components. The UTC UCS1702S is designed to provide several special enhancements to satisfy the needs, for example, Power-Saving mode for low standby power, Frequency Hopping, Constant Output Power Limiting, Slope Compensation ,Over Current Protection (OCP), Over Voltage Protection (OVP), Over Load Protection (OLP), Under Voltage Lock Out (UVLO), Over Temperature Protection (OTP), etc. IC will be shutdown or can auto-restart in situations.




#### **FEATURE**

- \* Internal Power MOSFET (700V)
- \* Programming Gate Driver Capability
- \* Frequency hopping for Improved EMI Performance.
- \* Lower than 30mW Standby Power Design
- \* Linearly decreasing frequency to 20~35KHz during light load
- \* Internal Soft start
- \* Internal Slope Compensation
- \* Constant Power Limiting for universal AC input Range
- \* Gate Output Maximum Voltage Clamp(16V)
- \* Over temperature protection
- \* Over load protection
- \* Over voltage protection
- \* Leading edge blanking
- \* Cycle-by-Cycle current limiting \* Under Voltage Lock Out

ORDERING INFORMATION

Ordering Number		Doolsono	Dooking	
Lead Free	Halogen Free	Package	Packing	
UCS1702SL-D07A-T	UCS1702SG-D07A-T	DIP-7A	Tube	
UCS1702SL-D08-T	UCS1702SG-D08-T	DIP-8	Tube	
UCS1702SL-S08-R UCS1702SG-S08-R		SOP-8	Tape Reel	




www.unisonic.com.tw 1 of 10 QW-R103-137.D

# **■ MARKING**

PACKAGE	MARKING
DIP-7A	Date Code UTC UCS1702S  G: Halogen Free  Lot Code
DIP-8	Date Code UTC UCS1702SU UCS1702SU L: Lead Free G: Halogen Free Lot Code
SOP-8	Date Code  UTC UCS1702SU  G: Halogen Free  Lot Code


# **■ PIN CONFIGURATION**



# ■ PIN DESCRIPTION

DININO					
PIN NO.		PIN NAME	DESCRIPTION		
DIP-7A	DIP-8 / SOP-8	T IIV IV/ (IVIL	BEGORII HON		
1	1	V <sub>CC-G</sub>	Supply voltage		
2	2	Vcc	Supply voltage		
3	3	FB	Feedback		
4	4	CS	Current sense input		
5	5	DRAIN	Power MOSFET drain		
6	6	DRAIN	Power MOSFET drain		
-	7	GND	Ground		
7	8	GND	Ground		

# ■ BLOCK DIAGRAM



Notes: OLP (Over Load Protection)

OVP (Over Voltage Protection)

OTP (Over Temperature Protection)

**OCP (Over Current Protection)** 

UVLO (Under Voltage Latch-Out)

LEB (Led Edge Blanking)

# ■ **ABSOLUTE MAXIMUM RATING** (T<sub>A</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	32	V
Input Voltage to FB Pin	$V_{FB}$	-0.3 ~ 6.5	V
Input Voltage to CS Pin	V <sub>CS</sub>	-0.3 ~ 6.5	V
Junction Temperature	TJ	+150	°C
Operating Temperature	T <sub>OPR</sub>	-40 ~ <b>+</b> 125	°C
Storage Temperature	T <sub>STG</sub>	-50 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# **■ OPERATING RANGE**

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	10 ~ 24	V
V <sub>CC-G</sub> Pin Series Resistor	V <sub>CC GR</sub>	51 ~ 510	Ω

# ■ **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub>=25°C, V<sub>CC</sub>=15V, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY SECTION							
Start Up Current		I <sub>ST</sub>	$V_{CC} = V_{THD(ON)}-1V$		2	15	μA
Supply Current with Switch		$I_{OP}$	V <sub>FB</sub> = 3.5V		2.8	5.5	mΑ
V <sub>DD</sub> Zener Clamp Voltage		V <sub>CLAMP</sub>	I <sub>VDD</sub> =20mA	29	30	32	V
UNDER-VOLTAGE LOCK	OUT SECTION						
Start Threshold Voltage		$V_{THD(ON)}$		18	20	22	V
Min. Operating Voltage		$V_{CC(MIN)}$		6.5	8	9.5	V
CONTROL SECTION							
Feedback Source Current		$I_{FB}$	V <sub>FB</sub> =0		240		uA
V <sub>FB</sub> Open Loop Voltage Lev	vel	$V_{FB\_OPEN}$			5.4		V
Burst-Mode Out FB Voltage	е	$V_{FB(OUT)}$	V <sub>CS</sub> =0		1.42		V
Burst-Mode Enter FB Volta	ge	$V_{FB(IN)}$	V <sub>CS</sub> =0		1.35		V
	Normal Initial		$V_{FB} = 3.5V$	60	65	70	kHz
Switching Frequency	Burst mode Base	$F_{(SW)}$		20			kHz
	Frequency			20			KI IZ
Duty Cycle		$D_{MAX}$	$V_{FB}$ =3.5V, $V_{CS}$ =0	70	80	90	%
Frequency Hopping		$F_{J(SW)}$		-9		+9	%
Frequency Variation vs. V <sub>C</sub>	<sub>C</sub> Deviation	$F_{DV}$	V <sub>CC</sub> =10 ~ 20V			10	%
Frequency Variation vs. Te	mperature Deviation	$F_{DT}$	T=-40 ~ 110°C			10	%
Soft-Start Time		T <sub>SOFTS</sub>			5		ms
PROTECTION SECTION							
OVP Threshold		$V_{OVP}$	V <sub>FB</sub> =3.5V	25	27	28	V
OLP Threshold		$V_{FB(OLP)}$	V <sub>CS</sub> =0		4.4		V
Delay Time Of OLP		$T_{D\text{-}OLP}$		60	88	120	ms
OTP Threshold		$T_{(THR)}$			140		°C
CURRENT LIMITING SEC	TION						
Leading Edge Blanking Time		$t_{LEB}$		200	450	700	nS
Peak Current Limitation		$V_{SENSE-H}$	V <sub>FB</sub> =3.9V		0.92		V
Threshold Voltage For Valley		$V_{SENSE-L}$	V <sub>FB</sub> =3.9V	0.73	0.79	0.85	V
POWER MOS-TRANSISTOR SECTION							
Drain-Source Breakdown Voltage		$V_{DSS}$	$V_{GS}=0V, I_{D}=250\mu A$	700			V
Turn-on voltage between gate and source		$V_{TH}$	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	2		4	V
Drain-Source Diode Continuous Source Current		Is				2.8	Α
Static Drain-Source On-State Resistance		R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =0.8A			2.5	Ω

Notes: 1. Pulse Test: Pulse width  $\leq$  300 $\mu$ s, Duty cycle  $\leq$  2%.

2. Essentially independent of operating temperature.



#### FUNCTIONAL DESCRIPTION

The internal reference voltages and bias circuit work at V<sub>CC</sub>> V<sub>THD(ON)</sub>, and shutdown at V<sub>CC</sub><V<sub>CC(MIN)</sub>.

#### (1) Soft-Start

When every IC power on, driver output duty cycle will be decided by inter-slope voltage  $V_{\text{SOFTS}}$  and  $V_{\text{CS}}$  on current sense resistor at beginning. After the whole soft-start phase end, and driver duty cycle depend on  $V_{\text{FB}}$  and  $V_{\text{CS}}$ . The relation among  $V_{\text{SOFTS}}$ ,  $V_{\text{FB}}$  and  $V_{\text{OUT}}$  as followed Fig.3. Furthermore, soft-start phase should end before  $V_{\text{CC}}$  reach  $V_{\text{CC}(\text{MIN})}$  during  $V_{\text{CC}}$  power on. Otherwise, if soft-start phase remain not end before  $V_{\text{CC}}$  reach  $V_{\text{CC}(\text{MIN})}$  during  $V_{\text{CC}}$  power on, IC will enter auto-restart phase and not set up  $V_{\text{OUT}}$ .




Fig.3 Soft-start phase

#### (2) Switching Frequency Set

The maximum switching frequency is set to 65kHz. Switching frequency is modulated by output power Pout during IC operating. At no load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. So lower Switching frequency at lower load, which more and more improve IC's efficiency at light load. At from no load to light load condition, The IC will operate at from Burst mode to Reducing Frequency Mode. The relation curve between fsw and Pout/Pout(MAX) as followed Fig.4.




Fig.4 The relation curve between  $f_{SW}$  and relative output power  $P_{OUT}/P_{OUT \, (MAX)}$ 

# **■ FUNCTIONAL DESCRIPTION (Cont.)**

#### (3) Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation, this greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

#### (4) Frequency Hopping For EMI Improvement

The Frequency Hopping is implemented in the IC; there are two oscillators built-in the IC. The first oscillator is to set the normal switching frequency; the switching frequency is modulated with a period signal generated by the 2nd oscillator. The relation between the first oscillator and the 2nd oscillator as followed Fig.5. So the tone energy is evenly spread out, the spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.




Fig.5 Frequency Hopping

#### (5) Constant Output Power Limit

When the primary current, across the primary wind of transformer, reaches the limit current, the output GATE driver will be turned off after a small propagation delay  $t_D$ . This propagation delay will introduce an additional current proportional to  $t_D \times V_{IN}/L_D$ . Since the propagation delay is nearly constant regardless of the input line voltage  $V_{IN}$ . Higher input line voltage will result in a larger additional current and hence the output power limit is also higher than that under low input line voltage. To compensate for this output power limit variation across a wide AC input range, the threshold voltage is adjusted by adding a positive ramp. This ramp signal rises from  $V_{SENSE\_L}$  to  $V_{SENSE\_L}$ , and then flattens out at  $V_{SENSE\_L}$ . A smaller threshold voltage forces the output GATE drive to terminate earlier. This reduces the total PWM turn-on time and makes the output power equal to that of low line input. This proprietary internal compensation ensures a constant output power limit for a wide AC input voltage range (90VAC to 264VAC).

# (6) Protection section

The IC takes on more protection functions such as OLP, OVP and OTP etc. In case of those failure modes for continual blanking time, the driver is shut down. At the same time, IC enters auto-restart,  $V_{CC}$  power on and driver is reset after  $V_{CC}$  power on again.


#### **OLP**

After power on, IC will shutdown driver if over load state occurs for continual T<sub>D-OLP</sub>. OLP case as followed Fig.6.

#### **OVP**

OVP will shutdown the switching of the power MOSFET whenever V<sub>CC</sub>>V<sub>OVP</sub>. The OVP case as followed Fig.7.

# **■ FUNCTIONAL DESCRIPTION (Cont.)**






Fig.6 OLP case

Fig.7 OVP case

#### OTP

OTP will shut down driver when junction temperature T<sub>J</sub>>T<sub>(THR)</sub> for continual a blanking time.

#### (7) Driver Output Section

The driver-stage drives the gate of the MOSFET and is optimized to minimize EMI and to provide high circuit efficiency. This is done by reducing the switch on slope when reaching the MOSFET threshold. This is achieved by a slope control of the rising edge at the driver's output. The output driver is clamped by an internal 16V Zener diode in order to protect power MOSFET transistors against undesirable gate over voltage.

In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between  $V_{DD}$  and  $V_{DDG}$ , the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

# (8) Inside power switch MOS transistor

Specific power MOS transistor parameter is as "POWER MOS TRANSISTOR SECTION" in electrical characteristics table.

# **■ TYPICAL APPLICATION CIRCUIT**








Fig.8 UTC UCS1702S Typical Application Circuit


# **■ TYPICAL CHARACTERISTICS**














UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

